Sorry, the offer is not available,
but you can perform a new search or explore similar offers:

Market Manager

If you need assistance during the recruiting process due to a disability, please reach out to our Recruiting Accommodations Team through the Accommodation Re...


Homestead Property Management Servi - County Dublin

Published a month ago

Senior Marketing Analyst

Globally operating in diverse geographies, we are constantly on the hunt for bright minds and ambitious people. We are looking for a result-driven and innova...


Ante Technologies Llc - County Dublin

Published a month ago

Vacant In Our Marketing

Babylon is a multicultural site with information about living in Ireland, a web radio, fresh articles, and events. It is an exciting opportunity for those wh...


Erasmus Generation Meeting - County Dublin

Published a month ago

Digital Marketing Partner Manager [Dutch, 32K-44K & Hybrid]

Any Dutch speakers interested in working in a Social Media environment? Then this is for you! The company I'm recruiting for operates in the Social Media/ Di...


Cpl Healthcare - County Dublin

Published a month ago

Asic Digital Design, Sr Manager

Details of the offer

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are: You are a seasoned ASIC Digital Design professional with a passion for leading and developing high-performing teams. With a deep understanding of RTL design and verification at both the chip and block level, you are adept at managing complex projects and navigating the intricacies of ASIC design. Your technical acumen is matched by your leadership skills, enabling you to guide teams through challenging projects and deliver exceptional results. You thrive in dynamic environments and are always looking for ways to innovate and improve processes. Your communication skills allow you to effectively interact with senior management and stakeholders, ensuring alignment and successful project outcomes.
What You'll Be Doing: Leading and managing a team of ASIC Digital Design engineers, providing guidance and mentorship.Overseeing the development of ASIC RTL designs and verification processes at both the chip and block levels.Collaborating with cross-functional teams to define design specifications and project timelines.Ensuring the successful execution of design projects within budget and schedule constraints.Implementing and maintaining design methodologies and best practices.Driving continuous improvement initiatives to enhance design quality and efficiency.The Impact You Will Have: Contributing to the development of cutting-edge ASIC designs that power the next generation of technology.Enhancing the performance and reliability of our digital design processes.Fostering a culture of innovation and excellence within the design team.Ensuring the timely delivery of high-quality design projects that meet customer requirements.Strengthening Synopsys' position as a leader in the semiconductor industry.Driving the adoption of advanced design methodologies and tools.What You'll Need: Extensive experience in ASIC digital design and verification.Strong leadership and team management skills.Proficiency in RTL design tools and methodologies.Excellent problem-solving and analytical skills.Effective communication and interpersonal skills.Who You Are: Innovative and forward-thinking, always seeking new ways to improve design processes.A collaborative team player with a strong sense of responsibility and accountability.Detail-oriented and meticulous in your work.A natural leader who inspires and motivates others.Adaptable and able to thrive in a fast-paced, dynamic environment.
#J-18808-Ljbffr


Nominal Salary: To be agreed

Source: Jobleads

Job Function:

Requirements

Built at: 2024-11-13T13:38:36.110Z