Sorry, the offer is not available,
but you can perform a new search or explore similar offers:

Manufacturing Engineer

Manufacturing Engineer - Ireland This position is full time onsite at our Fermoy, Ireland facility location. Company Background:  ABEC has been a leading sup...


Abec Technologies Europe Ltd. - County Cork

Published a month ago

Manufacturing Engineer - Ireland

Description This position is full time onsite at our Fermoy, Ireland facility location.Company Background: ABEC has been a leading supplier to the biopharmac...


Abec - County Cork

Published a month ago

Senior Mechanical Engineer

MWP is an established multi-disciplinary engineering and environmental consultancy based in Munster, with a head office in Cork, and offices in London, Trale...


Malachy Walsh And Partners - County Cork

Published a month ago

Product Engineer

MACOM designs and manufactures semiconductor products for Data Center, Telecommunication and Industrial and Defense applications. Headquartered in Lowell, Ma...


Macom - County Cork

Published a month ago

Contract Digital Design Soc Ip Verification Engineer - 100% Remote-

Details of the offer

Client: Our client, a leading Multinational Semiconductor Company, requires a Contract Digital Design Verification Engineer for a 9-12 month daily rate position in either Dublin or Cork, Ireland.

This opportunity is a 100% remote position. Role: The team is responsible for the verification of several critical IPs and larger subsystems, delivering a high-complexity architecture that balances power consumption and performance, using the latest Design Verification techniques and tools.

Your role will involve some or all aspects of the Design Verification flow, from initial Test Planning to Coverage convergence and sign-off, of one or multiple critical features of a High-Speed IO-related IP and/or Sub-System.

Responsibilities: Implementation of Design Verification Components, Sequences, and Tests in UVM and/or C++. Simulate and debug multi-clock, high-speed, low-power RTL designs implemented in Verilog. Develop IP level and/or Sub-System Test Plans, defining verification strategies for critical features. Work towards quality metric convergence and sign-off using coverage-driven random and directed-testing techniques. Qualifications and Experience: Bachelor's Degree in Electrical Engineering or equivalent. 5+ years experience in Implementation of Design Verification Components, Sequences, and Tests in UVM and/or C++. Experience in simulating and debugging multi-clock, high-speed, low-power RTL designs implemented in Verilog. Experience in developing IP level and/or Sub-System Test Plans, defining verification strategies for critical features. Experience in working towards quality metric convergence and sign-off using coverage-driven random and directed-testing techniques. Preferred Experience: Formal Verification, PCIe, SATA, Ethernet, PHY, DLL, TL, Physical Layer, Data Link Layer, Transaction Layer, CXL. Contact: For further information, please contact Mícheál at Software Placements on 00353 1 5254642 or email ******.

#J-18808-Ljbffr


Nominal Salary: To be agreed

Job Function:

Requirements

Built at: 2024-11-11T11:32:10.987Z