At Synopsys, we are at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we are powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation and System-On-Chip (SoC) Design, we want to meet you.
The Systems Solutions Group (SSG) delivers tool, methodology, architecture, design creation, design verification and physical implementation expertise to enable leading edge customers to complete their most challenging SoC design projects. Our work spans from sub-blocks to full turnkey end-to-end SoCs. Our customers range from start-ups to industry leaders, commercial companies, and government agencies. Our customers develop SOCs for high-performance computing, automotive, aerospace & defense, and more.
SoC Frontend Lead, Sr Manager Job Description and Requirements The role is for SoC Frontend Design, Integration and Verification Lead in the System Solutions Group (SSG)
in Dublin or can be remote Ireland. The role primarily requires development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team. This is a "hands-on" leadership role that includes managing SoC RTL Design, Integration, DFT and Verification teams as well as planning and execution of programs. In addition, you will be interacting with customers and other Synopsys teams to gather requirements, estimate effort, cost, schedules, design size and feasibility studies.
Responsibilities Responsible for all aspects of the SoC Frontend functions including RTL, DFT, Verification, Emulation and Post-Si Validation support and lead one or more complex projects.Build, Grow, Manage and Lead a team of SoC/Subsystem RTL, DFT and Verification Engineers for various customer engagements.Work with Synopsys customers to understand their needs and define scope and activities.Assist and mentor the team in day-to-day activities and grow the capabilities for future assignments.Review various results and reports to provide continuous feedback to the team and improve quality of deliverables.Report status to management and provide suggestions to resolve any issues that may impact execution.Work with peers to improve methodologies and improve execution efficiency.Collaborate with architects, designers, and IP teams to accomplish deliverables.Design, integrate, verify and support implementation of ARC/ARM/RISC based CPU Subsystems, Interface IP Subsystems, Interconnects and SoC Top Level IntegrationFoster an environment of collaboration, accountability for teams supporting the project, while providing leadership and guidance to the cross-functional teamsDevelop and Adhere to quality standards, process and best practices.Ramp-up on new tools and methodologies using Synopsys Products to enable customers.Work with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.Required BS/MS in Electrical/Electronics/Computer Engineering or Equivalent with 15+ years experience in SoC Frontend domain.Good knowledge of various protocols (PCIe, Ethernet, USB, DDR, etc) and/or processor/interconnect/debug architecture.Experience with SoC Integration flows, RTL Quality Signoffs: LINT, CDC/RDC, UPF, Synthesis, Logic Equivalence checking, Constrain DevelopmentExperience with various aspects of pre-silicon Verification (UVM, Coverage Analysis, Verification plan creation, debugging, etc)Ability to lead a team on complex SoC/IP/Subsystems.Experience with planning / managing design and verification activities for SoC/Subsystems/IPs.Strong understanding of design concepts, ASIC flows and stakeholders.Excellent communication skills.
#J-18808-Ljbffr