Company:QT Technologies Ireland Limited
Job Area:Engineering Group, Engineering Group > ASICS Engineering
General Summary: About The Role
Qualcomm offers flexible work options tailored to our employee's needs. These include a combination of work from home and working in our brand new, state of the art office in Penrose Dock, Cork. Well-being and life balance are fundamental to Qualcomm as an employer. We recognise and understand that employees have missed spending quality time with loved ones and extended family. As such, Cork Qualcomm policy allows our employees to blend short-term remote working with annual leave.
Qualcomm's Mixed-Signal IP (MSIP) Physical Design team is seeking Mixed-Signal Physical Design Engineers to join our growing team in Cork, Ireland. The Qualcomm Cork site is home to a range of MSIP teams working on cutting edge designs for the latest Snapdragon SoCs in the latest technology nodes, and the successful candidate will work on key next-generation mixed-signal physical designs for our SerDes, Sensors & DDR IP teams.
This position plays a crucial role in leading and working hands-on on Analog Mixed-Signal Physical Design projects in 3nm technologies and below and is ideally suited for a self-driven individual with knowledge in concepts of ASIC design in large multi-million gate SoCs. Skills such as Automation, Debugging and Custom Design knowledge would be an added advantage. Leadership skills and ability to work across global sites is very important to this position.
Skills and Experience we would love to see: Physical design implementation (Placement, CTS, STA) in advanced technologies.Experience working on complex PHYs and related Sub SystemsExperience with custom physical design, pre-placement and pre-routingAbility to understand complex logic structures and define new IPs targeted at performance and/or areaSTA tool and timing closure methodologiesPower grid analysis and understand trade-offs between power, performance and areaClock tree implication and in-depth understanding of different CTS structures like clock mesh and multi-source CTSLow-power implementation methods: CLP, power and IR drop reduction methodsTiming closure and implication with OCV/AOCVPhysical Verification: DRC/LVS and other checks.Programming and scripting skills (Tcl, perl and/or C).Strong verbal and written communication skillsProven record of delivering physical design projects and automation in physical designEDA experience is added advantage.Experience working with diverse global teams and leading projects to closure.Experience leading Physical design projects with resource across global sites.Self-driven and MotivatedMinimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 10+ years' experience with 15+ years' experience desired in design verification, or related work experience.Where you will be working Cork has a proud reputation as Ireland's second largest economic engine and is now one of the Top 20 location choices in Europe with 39,000 people being employed by over 170 overseas companies. There's a growing diversity in the region with people from many nationalities relocating to Cork, relishing the opportunity to work and live in a location that offers an excellent quality of life. A gateway to Europe, Cork airport provides access to almost 50 international destinations including transatlantic air routes.
Equal Opportunities
We are an Equal Opportunity employer; all qualified applicants will receive consideration for employment without regard to race, colour, religion, sexual orientation, gender identity, national origin, disability, veteran status, or any protected classification.
What's on Offer Apart from working in an open, relaxed and collaborative space, you will enjoy:
Salary, stock and performance related bonusMaternity/Paternity LeaveEmployee stock purchase schemeMatching pension schemeEducation AssistanceRelocation and immigration support (if needed)Life, Medical, Income and Travel InsuranceSubsidised memberships for physical and mental well-beingBicycle purchase schemeEmployee run clubs, including, running, football, chess, badminton + many moreMinimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.OR PhD in Science, Engineering, or related field.*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.
#J-18808-Ljbffr